Large-grained (5-20 pm) polycrystalline silicon layers have been grown at intermediate tempetatures of 750'-950"C directly on foreign substrates without a seeding layer by iodine vapor transport at atmo!;pheric pressure with rates as high as 3 pmlmin. A model is constructed to explain the atypical temperature depdndence of growth rate. We have also used this technique to grow highquality epitaxial layers on heavily doped CZ-Si and on upgraded MG-Si substrates. Passible solar cell structures of thin-layer polycrystalline silicon on foreign substrates with light trapping have been examined, compared, and optimized by two-dimensional device simulations. The effects of grain boundary r e combination on device performance are presented for two grain sizes of2 and 20 pm. We found that lo4 cm/s recombination velocity is adequate for 20pm grainsued thin silimn, whereas a very low recombination velocity of lo3 cmls must be accomplished in order to achieve reasonable performance for a 2-pm grain-sued polycrystalline silicon device.
INTRODUCTION
One of the most attractive ways to achieve efficient and practical thin-silicon solar cells is to directly deposit largegrained poly-Si thin layers (10-20 pm) on foreign substrates at a high rate without the need for a reeding layer. Atmospheric pressure iodine vapor transport (APIVT) of silicon is based on a disproportionation reae tion between Si 12 and Si14. It is a non-vacuum, openchamber deposition technique with potential for continuous processing, with low capital cost and no need for expensive effluent treatment [I] .
Recent efforts on microcrystalline silicon solar cells with amorphous Silicon technology have resulted in r e spectable efficiencies to be used as the bottom cell in a tandem structure, owing to a number of possible beneficial factors induding a-Si passivating c-Si crystallites.
hydrogen passivation, preferred orientation, and an intrinsic absorber. However, such cells may be difficult to make with high enough efficiencies for low-cost single junction products. In developing practical and efficient thin-silicon solar cells using the APIVT-deposited silicon layers, continued improvement in material properties and optimized device structures must be investigated. In this paper, we present our recent progress in material growth, defect passivation, and diagnostic device r e sults. Using a 2D silicon device simulator MiaoTec@. 
POLYSILICON GROWTH AND DEVICES
WRh APIVT. grains as large as 5 pm are obtained even at a temperature of 750°C 111. As the deposition temperature is raised to 900°C. grain size increases to about 20 pm. This is about ten times the grain size achievable by a typical chlorosilane-CVD process. A 20-pm-grained poly-Si film approaches PV device quality S intragrain defects are not the limiting recombination mechanism. Passivation of intragrain defects (mostly stacking faults and twins) and grain boundaries by hydrogenation increased Hall mobility from 51 cm2N.s to 76 cm2N.s. ARer passivation, we also observed improvement in the minority carrier diffusion length f" internal quantum efficiency measurement in a finished device.
Typical growth is very fast (about 3 pm/min) in a configuration with dose sourcesubstrate spacing, so that loss of silicon to the sidewall of the reactor is limaed. In order to study the growth mechanism, a larger separation of sourcesubstrate was used. Because of increased loss of silicon to the reactor wall, the growth rate was reduced to about 1 pmlmin. but we gained the ability to control the substrate temperature independently of the source temperature. Data in Fig.1 show atypically insensitive growth rates to substrate temperature at a constant source temperature of 1300°C. Using a growth model that incorporates arrival of Si12, surface migration of SIz, and departure of Silr, we can derive the relationship between growth rate and temperature. The actual Silz arrival rate should also be proportional to Si 14 departure rate. In consideration of surface migration of Silp as the necessary step to find a suitable site for a silicon atom, we have the rate of deposition by the APIVT technique as:
where Q is the activation energy for surface migration of Silz. This correlation is used in Fig.1 to fit the experimental data, resulting in a Q value of 0.27 eV. From the relationship, a simple explanation of this weak temperature dependence of growth rate is that as the substrate temperature is raised. surface migration is easier and thus the growth rate is higher. This is the normal temperature dependence as obsewed in a CVD process. However, as the substrate temperature is increased, the temperature difference between the source and substrate is decreased. resulting in a smaller free energy driving force and thus slower transport of silicon from source to substrate.
We fabricated a heterojunction solar cell with an aSi emitter on a polycrystalline Si layer grown by APIVT. A relatively low V, of 0.47 V is observed [l] , indicating that junction-shunting and minority-canier recombination are still limiting the device performance. Such behavior has been widely observed on all asgrown polycrystalline silicon. Rather than bypassing this problem by doing wmplex single-crystal layer transfer procedures followed by a subsequent epitaxy process [3], we choose to improve the polyuystalline silicon material itself, taking advantage of the larger asgrown grain sizes compared to other available techniques. Twodimensional device simulation on grain boundary effects will later show that grain boundary passivation can be relaxed f" a recombination velocity of lo3 mh to a more attainable lo4 cmk when the grain size is increased from 2 pm to 20 pm. in order to obtain an opencircuit voltage of 0.55 V.
950
Effective photon absorption for thin layer silicon solar cells is another issue of equal importance frequently addressed by many authors. However, this may not be as serious a problem as people usually think. Calculation of light absorption by silicon of the usable AM1.5 spectrum in Fig. 2 indicates that if the layer thickness is less than 30 p-n, a 15% current loss compared to an optically thick cell is to be expected, at which point one should employ effective light trapping. Fortunately, internal reflection at me back interface between a silicon layer and some foreign substrates usually is effective for this light-trapping purpose. For example, in Fig. 3 , a bare 30pm-thick APIVT-grown silicon layer on Coming LGA-139" glass-ceramics (with excellent coefficient of thermal expansion match with Si) reveals that only 0%-10% of inddent light is transmitted through (lost by) the layer after taking into account front surface reflection and substrate absorption, as compared to a calculated loss of 15%-98% for the given thickness of silicon in a wavelength range of 850 nm-1100 nm. This translates to a current loss less than 5%. Even in this case, a reflective metal coating on the backside of the substrate would eliminate this small loss nevertheless. 
EPITAXIAL SILICON GROWTH AND DEVICES
We obtain high-quality epitaxial growth on silicon substrates when a clean interface is maintained. This allows us to attain high-quality adive layers on lowcost A heterc-junction solar cell with an a-Si emaer was fabricated on a 20pm thick epitaxial Si layer gmwn on a heavily doped single-ctystal Si wafer (0.0095 Qm) (Fig. 4 top) . In comparison to the similarly SiNctured device on a CZ-Si control wafer, the APlVT-grown epitaxial Si layer demonstrates a thickness-limited 23 mAlcrn' and the same V , = 0.53 V of the CZ-Si control cell. A diffused junction device on a thinner epitaxial layer on heaviiy doped CZ-Si shows an even slightly higher V, of 0.56 V (Fig.4 middle) . This resun proves that the growth technique is capable of producing highquality material as long as grain boundaries are not involved. Successful epitaxial growth on upgraded metab Iurgical-grade silicon provided by Crystal Systems, Inc., was also obtained 14). A test device with a diffused p/n junction resulted in a less efficient cell, mostly due to p w r V, (Fig.4 bottom) . This might have something to do wah impurity out-diffusion from the substrate because we used a relatively high temperature (-1100°C) pmcedure during growth. Using lower temperature below 900°C is possible for high-quality epitaxial growth, which will significantly reduce the impurity problem f" an MG-Si substrate. TEM sludies of !he epitaxial layers 
2D DEVICE SIMULATIONS
MicroTec' is an affordable and robust 2D semiconductor process and device simulator [5l with many builtin, necessary physical models pertinent to silicon solar cells. Possible solar cell structures of thin-layer polycrystalline silicon on foreign substrates with light trap ping have been examined, compared, and optimized by this two-dimensional device simulation. It is used here to quantitatively examine the effects of grain boundary recombination on device performances. 
CONCLUSIONS
Large-grained polycrystalline silicon is readily deposited with a high rate by the APIVl technique. The weak temperature dependence of growth rate is explained by a growth model derived from a three-step 0-7803-7471-1/02/$17.00 02002 IEEE mechanism: arrival of SIz. surface migration of Si12, and depatture of Sild. This technique has also been used to grow high-quality epitaxial layers on heavily doped CZSi and on upgraded MG-Si substrates.
The effects of grain boundary recombination on device performances were examined by two-dimensional device simulation for two cases with grain sizes of 2 and 20 pm respedively. and it is found that lo4 d s recombination velocity is adequate for 20-pm grain-sized thin silicon, whereas a much lower value of io3 m / s must be accomplished for a 2+m grain-sized silicon. Passivating the grain boundaries to a recombination velocity below lo4 un/s seems to be a priority to achieve reasonable performances for the APIVT-grown silicon. ' . ' ! 6 ::. 
